Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1–8 (canceled)

Claim 9 (new). A mailbox apparatus for temporally storing messages, each message including a sequence of one or more data packets being transferred between a plurality of locations, the mailbox apparatus including a main memory, an ancillary memory, and a control unit which is arranged to:

receive a first message from one of the locations,

store at least a first data packet of the first message in the ancillary memory and at least one other data packet of the first message in the main memory, and

in response to a read signal, transmit a stored data packet from the ancillary memory to another location, and replenish the ancillary memory by transferring at least one other stored data packet to the ancillary memory from the main memory.

Claim 10 (new). The mailbox apparatus according to claim 9 wherein the ancillary memory is a FIFO memory.

Claim 11 (new). The mailbox apparatus according to claim 9 wherein the ancillary memory is implemented as registers.

Claim 12 (new). The mailbox apparatus according to claim 9 wherein the control unit is further configured to transmit the stored data packet from the ancillary memory and replenish the ancillary memory on the same clock cycle.

Claim 13 (new). The mailbox apparatus according to claim 9 wherein the ancillary memory is configured to store a number of data packets which is at least equal to a number of clock periods required to extract any data packet from the main memory.

Claim 14 (new). The mailbox apparatus according to claim 9, further comprising a plurality of ancillary memories, each ancillary memory having a distinct corresponding location, each ancillary memory being arranged to store data packets to be transmitted to the corresponding location.

Claim 15 (new). The mailbox apparatus according to claim 9, wherein the stored data packet comprises the first data packet and the at least one other stored data packet comprises a portion of the first message.

Claim 16 (new). A data processing system comprising:

a plurality of processors and a mailbox apparatus, a first processor of the plurality of processors being arranged to transfer a message to a second processor of the plurality of processors by transmitting the message as a series of data packets to the mailbox apparatus and sending a signal to the second processor to indicate the presence of the message in the mailbox apparatus, the second processor being arranged in response to send a read signal to the mailbox apparatus,

the mail box apparatus comprising a main memory, an ancillary memory, and a control unit which is arranged to

receive the message from the first processor,

store at least a first data packet of the message in the ancillary memory and at least one other data packet of the message in the main memory, and

in response to the read signal, transmit the first data packet from the ancillary memory to another location, and replenish the ancillary memory by transferring a stored data packet of the message to the ancillary memory from the main memory.

Claim 17 (new). The data processing system according to claim 16 wherein the ancillary memory is a FIFO memory.

Claim 18 (new). The data processing system according to claim 16 wherein the ancillary memory is implemented as registers.

Claim 19 (new). The data processing system according to claim 16 wherein the control unit is further configured to transmit the first data packet from the ancillary memory and replenish the ancillary memory on the same clock cycle.

Claim 20 (new). The data processing system according to claim 16 wherein the ancillary memory is configured to store a number of data packets which is at least equal to a number of clock periods required to extract any data packet from the main memory.

Claim 21 (new). A method for temporally storing messages which include a sequence of one or more data packets and which are being transferred between a plurality of locations, the method including:

a) receiving a first message from one of the locations,

b) storing at least a first data packet of the first message in an ancillary memory, and one or more other data packets of the first message in a main memory, and

c) in response to a read signal, transmitting data from the ancillary memory to another location, and replenishing the ancillary memory by transferring other data to the ancillary memory from the main memory.

Claim 22 (new). The method of claim 21 wherein step b) further comprises storing the first data packet in a FIFO memory.

Claim 23 (new). The method of claim 21 wherein step b) further comprises storing the first data packet in one of a set of registers of the ancillary memory.

Claim 24 (new). The method of claim 21 wherein step c) further comprises transmitting data from the ancillary memory to another location and replenishing the ancillary memory in the same clock cycle.

Claim 25 (new). The method of claim 21 wherein step c) further comprises transferring the first data packet from the ancillary memory and replenishing the ancillary memory by transferring another data packet of the message from the main memory to the ancillary memory.

Claim 26 (new). A method for transferring a message between a first processor and a second processor using an apparatus having a main memory and an ancillary memory, the method including:

a) transmitting the message from the first processor to the apparatus as a sequence of one or more data packets, and sending an interrupt signal to the second processor;

b) storing at least a first data packet of the message in the ancillary memory, and at least one other data packet of the message in the main memory ,

c) in response to the interrupt signal, sending a read signal from the second processor to the apparatus,

d) in response to the read signal, transmitting data from the ancillary memory to second processor, and replenishing the ancillary memory by transferring other data to the ancillary memory from the main memory.

Claim 27 (new). The method of claim 26 wherein step c) further comprises transmitting the first data packet from the ancillary memory to the second processor, and replenishing the ancillary memory by transferring another data packet of the message from the main memory to the ancillary memory.

Claim 28 (new). The method of claim 26 wherein step c) further comprises transmitting the first data packet from the ancillary memory to another location and replenishing the ancillary memory in the same clock cycle.

II.   Conclusion

Applicants respectfully request entry of the amendment and favorable

consideration of the application.

A prompt and favorable action on the merits is requested.

Respectfully Submitted,

May 16, 2005   Harold C. Moore
                                      Attorney for Applicant
                                      Attorney Registration No. 37,892
                                      Maginot, Moore & Beck
                                      Bank One Center Tower
                                      111 Monument Circle, Suite 3000
                                      Indianapolis, IN 46204-5115
                                      Telephone: (317) 638-2922